The IC 24LC01/24LC02 uses the I2C addressing proto- col and 2-wire serial interface which includes a bidirec- tional serial data bus synchronized by a clock. Microchip 24LC02 EEPROM are available at Mouser Electronics. Mouser offers inventory, pricing, & datasheets for Microchip 24LC02 EEPROM. Description, Bit/Bit Serial EePROM Write Protect Memory Chips. Company, Pronics. Datasheet, Download 24LC02 datasheet. Quote. Find where to.
|Published (Last):||5 June 2018|
|PDF File Size:||11.34 Mb|
|ePub File Size:||20.72 Mb|
|Price:||Free* [*Free Regsitration Required]|
Instead, after the EEPROM ac- knowledges the receipt of the first data word, the microcontroller can transmit up to seven more data words. The microcontroller must dataeheet the page write sequence with a stop condition. Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete this feature can be used to maximize bus throughput. Data transfer may be initiated only when the.
24LC02 Datasheet, PDF – Alldatasheet
If the device is still busy with the. Clock and data transition. For relative timing, refer to timing diagrams. Input Capacitance See Note. The device is optimized for use in many industrial and com. Time in which the bus must be free before a new transmission can start. Internally organized with 8-bit words, the dqtasheet requires a 7-bit data word datasheer for random word addressing.
Once the stop condition for a write command has been issued from the master, the device initiates the internally timed write cycle.
Hardware controlled write protection. Write operation with built-in timer. A write operation requires 24pc02 8-bit data word address following the device address word and acknowledgment. The device address word consist of a mandatory one, zero sequence for the first four most significant bits refer to the diagram show- ing the Device Address.
ACK polling can be initiated immediately. A read operation is initi- ated if this bit is high and a write operation is initiated if this bit is low.
These are stress ratings only. After receiving dtasheet 8-bit data word, the EEPROM will output a zero and the address- ing device, such as a microcontroller, must terminate the write sequence with a stop con- dition. These three bits must compare to their corresponding hard-wired input pins. This happens during the ninth clock cycle. Output Capacitance See Note. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect dztasheet reliability.
The higher data word address bits are not incremented, re- taining the memory page row location refer to Page write timing. The pin is open-drain driven and may be wired-OR with any number of other open-drain or open collector devices. Internally organized with 8-bit words, the 2K requires an 8-bit data word address for random word addressing.
Data Input Hold Time. During data transfer, the data line must remain stable whenever the clock line is high. Partial page write allowed.
The SDA pin is bidirectional for serial data transfer. Data Input Setup Time. After this period the first clock pulse is generated. Stresses exceeding the range specified under “Absolute Maxi.
24LC02 Datasheet(PDF) – Ceramate Technical
Output Valid from Clock. Commerical temperature range 0. If not, the chip will return to a standby state.
Search field Part name Part description. Serial clock data input. Upon receipt of this ad- dress, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Characteristics Functional Description Timing Diagrams.
A page write is initiated the same as byte write, but the microcontroller does not send a stop condition after the first data word is clocked in.